Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Shared source line memory architecture for flash cell byte-alterable high endurance data memory

Shared source line memory architecture for flash cell byte-alterable high endurance data memory

US Patent 10910058 · Granted Feb 2, 2021

Estimated economic value: $115,782,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

EEPROM memory cell with low voltage read path and high voltage erase/write path2016
Resistive random access memory (ReRAM) and conductive bridging random access mem2016
Method of programming an array of NMOS EEPROM cells that minimizes bit disturban2012
Method for programming and erasing an array of NMOS EEPROM cells that minimizes 2010
Method for programming and erasing an array of NMOS EEPROM cells that minimizes 2008
Independently programmable memory segments within a PMOS electrically erasable p2003
Independently programmable memory segments within a PMOS electrically erasable p2001
Programming method for a memory cell2001
Method for minimizing program disturb in a memory cell2001
Time delay circuit which is voltage independent2000
Integrated voltage regulating circuit useful in high voltage electronic encoders1998
Method and apparatus for preventing unauthorized access to nonvolatile memory in1997