Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Common high and low random bit error correction logic

Common high and low random bit error correction logic

US Patent 10824504 · Granted Nov 3, 2020

Estimated economic value: $4,313,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Virtually expanded single monitor controlled via motion detection2025
Dynamic multi-lane degrade capability to facilitate uninterrupted service2025
Error protection analysis of an integrated circuit2025
Dynamically allocating memory controller resources for extended prefetching2024
Cable pair concurrent servicing2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
Efficient and selective sparing of bits in memory systems2023
Host synchronized autonomous data chip address sequencer for a distributed buffe2023
Real-time error debugging2023
Multi-factor fingerprint authenticator2023
Low-latency, high-availability and high-speed SerDes interface having multiple s2023
Low latency availability in degraded redundant array of independent memory2023