Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Adding delay elements to enable mapping a time division multiplexing circuit on an FPGA of a hardware emulator

Adding delay elements to enable mapping a time division multiplexing circuit on an FPGA of a hardware emulator

US Patent 10796048 · Granted Oct 6, 2020

Estimated economic value: $92,948,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Detecting timing violations in emulation using field programmable gate array (FP2022
Combinatorial and sequential logic compaction in electronic circuit design emula2022
Method and system for emulation clock tree reduction2021
Speeding matching search of hierarchical name structures2021
Incrementally distributing logical wires onto physical sockets by reducing criti2020
Exchange of content consumption-related information between networked devices2018
Method and apparatus for debugging programs2017
Satisfiability (SAT) based bounded model checkers2013
Satisfiability (SAT) based bounded model checkers2012
Satisfiability (SAT) based bounded model checkers2010
Method and system for integrating test coverage measurements with model based te2007
Identification of missing properties in model checking2006