Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Detecting timing violations in emulation using field programmable gate array (FPGA) reprogramming

Detecting timing violations in emulation using field programmable gate array (FPGA) reprogramming

US Patent 11386250 · Granted Jul 12, 2022

Estimated economic value: $302,457,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Regression testing based on overall confidence estimating2023
On-the-fly computation of analog mixed-signal (AMS) measurements2023
Analog mixed-signal assertion-based checker system2022
SAT solver based on interpretation and truth table analysis2022
Combinatorial and sequential logic compaction in electronic circuit design emula2022
Combinatorial and sequential logic compaction in electronic circuit design emula2022
Unified functional coverage and synthesis flow for formal verification and emula2021
Method and system for emulation clock tree reduction2021
Method and system for emulation clock tree reduction2021
Dedicated reconfigurable IP for emulation-based power estimation2021
Speeding matching search of hierarchical name structures2021
Efficient realization of coverage collection in emulation2021