Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for emulation clock tree reduction

Method and system for emulation clock tree reduction

US Patent 11176293 · Granted Nov 16, 2021

Estimated economic value: $102,912,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Waveform capture using multicycle path properties2025
Clock signal realignment for emulation of a circuit design2025
Multicycle path prediction of reset signals2025
Transformations for multicycle path prediction of clock signals2025
Detecting instability in combinational loops in electronic circuit designs2025
Memory profiler for emulation2025
System and method for optimizing emulation throughput by selective application o2024
Regression testing based on overall confidence estimating2023
On-the-fly computation of analog mixed-signal (AMS) measurements2023
Analog mixed-signal assertion-based checker system2022
Detecting timing violations in emulation using field programmable gate array (FP2022
Detecting timing violations in emulation using field programmable gate array (FP2022