Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Combinatorial and sequential logic compaction in electronic circuit design emulation

Combinatorial and sequential logic compaction in electronic circuit design emulation

US Patent 11221864 · Granted Jan 11, 2022

Estimated economic value: $56,398,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Regression testing based on overall confidence estimating2023
Detecting timing violations in emulation using field programmable gate array (FP2022
Detecting timing violations in emulation using field programmable gate array (FP2022
Method and system for emulation clock tree reduction2021
Dedicated reconfigurable IP for emulation-based power estimation2021
Speeding matching search of hierarchical name structures2021
Efficient realization of coverage collection in emulation2021
Adding delay elements to enable mapping a time division multiplexing circuit on 2020
Generating SAIF efficiently from hardware platforms2020
Force/release support in emulation and formal verification2020
Systems for total coverage analysis and ranking of circuit designs2012
Systems, methods, and apparatus for total coverage analysis and ranking of circu2011