Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Local instruction ordering based on memory domains

Local instruction ordering based on memory domains

US Patent 10782896 · Granted Sep 22, 2020

Estimated economic value: $38,208,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing commit order for an external instruction relative to queued instruction2025
Processor data cache with shared mid-level cache and low-level cache2025
Processor data cache with shared mid-level cache and low-level cache2025
Dynamic designation of instructions as sensitive for constraining instruction ex2025
Managing power in an integrated circuit for high-speed activation2024
Secure low-latency chip-to-chip communication2024
Low latency inter-chip communication mechanism in a multi-chip processing system2024
Pipelines for secure multithread execution2024
Methods and systems for distributing memory requests2024
Methods and systems for distributing memory requests2024
Managing out-of-order retirement of instructions based on received instructions 2023
Prime and probe attack mitigation2023