Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic designation of instructions as sensitive for constraining instruction execution

Dynamic designation of instructions as sensitive for constraining instruction execution

US Patent 12204904 · Granted Jan 21, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing commit order for an external instruction relative to queued instruction2025
Processor data cache with shared mid-level cache and low-level cache2025
Managing power in an integrated circuit for high-speed activation2024
Pipelines for secure multithread execution2024
Methods and systems for distributing memory requests2024
Managing out-of-order retirement of instructions based on received instructions 2023
Prime and probe attack mitigation2023
Managing power in an integrated circuit for high-speed activation2023
System and method for implementing strong load ordering in a processor using a c2023
Methods and systems for distributing memory requests2023
Noisy instructions for side-channel attack mitigation2023
System and method for implementing strong load ordering in a processor using a c2023