Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Prioritization protocols of conditional branch instructions

Prioritization protocols of conditional branch instructions

US Patent 10776122 · Granted Sep 15, 2020

Estimated economic value: $3,481,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Routing instructions in a microprocessor2025
Routing instruction results to a register block of a subdivided register file ba2025
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Castout handling in a distributed cache topology2024
Decentralized hot cache line tracking fairness mechanism2024
Assignment of microprocessor register tags at issue time2024
Fast mapper restore for flush in processor2024
Hot line fairness mechanism favoring software forward progress2024
Loosely-coupled slice target file data2024
Dependency skipping in a load-compare-jump sequence of instructions by incorpora2024
Inferring future value for speculative branch resolution in a microprocessor2024
Inferring future value for speculative branch resolution in a microprocessor2024