Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory devices and related methods

Memory devices and related methods

US Patent 10748811 · Granted Aug 18, 2020

Estimated economic value: $12,880,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory array having connections going through control gates2025
Split block array for 3D NAND memory2025
Split block array for 3D NAND memory2025
Grouped global wordline driver with shared bias scheme2025
Method and apparatus to reduce power consumption of page buffer circuitry in a n2025
Vertical string driver with channel field management structure2024
Devices including stair step structures, and related memory devices and electron2024
Block-to-block isolation and deep contact using pillars in a memory array2024
Vertical string driver with extended gate junction structure2024
Asymmetric junctions of high voltage transistor in NAND flash memory2023
Asymmetric junctions of high voltage transistor in NAND flash memory2023
Reducing power consumption in nonvolatile memory due to standby leakage current2022