Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Vertical transport static random-access memory cells with transistors of active regions arranged in linear rows

Vertical transport static random-access memory cells with transistors of active regions arranged in linear rows

US Patent 10734372 · Granted Aug 4, 2020

Estimated economic value: $3,150,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Backside self aligned skip via2025
Stacked field effect transistor2025
Different dimensions across active region for stronger via to backside power rai2025
Early backside first power delivery network2025
Source/drain contact at tight cell boundary2025
Subtractive source drain contact for stacked devices2025
Stacked FET with extremely small cell height2025
Interconnect structures with vias having vertical and horizontal sections2025
Wrap around metal via structure2025
Cross bar vertical FETs2025
Vertical transport field effect transistor (VTFET) with backside wraparound cont2025
Buried power rail at tight cell-to-cell space2025