Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing junctions of gate all around structures with channel pull back

Optimizing junctions of gate all around structures with channel pull back

US Patent 10714392 · Granted Jul 14, 2020

Estimated economic value: $4,158,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Liner-less via contact2025
Semiconductor device having hybrid middle of line contacts2025
Method for manufacturing a SOI or SiGeOI type semiconductor-on-insulator substra2025
SRAM with staggered stacked FET2025
Co-integrating gate-all-around nanosheet transistors and comb-nanosheet transist2025
Method of making a semiconductor device using a dummy gate2025
Stacked FETS including devices with thick gate oxide2025
Gate-cut and separation techniques for enabling independent gate control of stac2025
Semiconductor substrate polishing method2025
Gate-all-around nanosheet field effect transistor integrated with fin field effe2025
Dielectric reflow for boundary control2025
Multi-fin FINFET device including epitaxial growth barrier on outside surfaces o2025