Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuits having a diffusion break with avoided or reduced adjacent semiconductor channel strain relaxation, and related methods

Circuits having a diffusion break with avoided or reduced adjacent semiconductor channel strain relaxation, and related methods

US Patent 10700204 · Granted Jun 30, 2020

Estimated economic value: $14,245,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device2025
Package comprising integrated devices and bridge coupling top sides of integrate2025
Semiconductor devices and methods for fabricating the same2025
Deep trench capacitors in an inter-layer medium on an interconnect layer of an i2024
Semiconductor devices and methods for fabricating the same2024
Multi-gate high electron mobility transistors (HEMTs) employing tuned recess dep2023
Package comprising integrated devices and bridge coupling top sides of integrate2023
Dielectric isolated fin with improved fin profile2023
Three-dimensional integrated circuit (3D IC) power distribution network (PDN) ca2023
Integrated circuit (IC) packages employing front side back-end-of-line (FS-BEOL)2023
Gate-all-around (GAA) transistors with shallow source/drain regions and methods 2023
Gate-all-around (GAA) transistors with shallow source/drain regions and methods 2023