Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip package assembly with power management integrated circuit and integrated circuit die

Chip package assembly with power management integrated circuit and integrated circuit die

US Patent 10665579 · Granted May 26, 2020

Estimated economic value: $26,778,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Micro device with adaptable thermal management device2024
Structure and method for a microelectronic device having high and/or low voltage2023
Remote active cooling heat exchanger and antenna system with the same2022
Method and apparatus of package enabled ESD protection2021
Method and apparatus of package enabled ESD protection2021
Integration of a programmable device and a processing system in an integrated ci2021
Optical communication circuits2021
Structure and method for a microelectronic device having high and/or low voltage2020
Multiple insertion testing of test socket2020
Multiple insertion testing of test socket2020
Test system and method of testing a wafer for integrated circuit devices2020
Method of assigning contact elements associated with an integrated circuit devic2020