Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory die having wafer warpage reduction through stress balancing employing rotated three-dimensional memory arrays and method of making the same

Memory die having wafer warpage reduction through stress balancing employing rotated three-dimensional memory arrays and method of making the same

US Patent 10658381 · Granted May 19, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hierarchical context in risk assessment using machine learning2025
Three-dimensional memory device including laterally separated source lines and m2025
Three-dimensional memory device including laterally separated source lines and m2025
Memory device including composite metal oxide semiconductor channels and methods2025
Non-volatile memory with inter-die connection2025
Detector module, detector, and medical device2025
Systems and methods for cache management of a storage device2025
Three-dimensional memory device with high contact via density and methods of for2025
Three-dimensional memory device with high contact via density and methods of for2025
Bonded assembly including interconnect-level bonding pads and methods of forming2025
Three-dimensional nor array and method of making the same2025
Three-dimensional nor array and method of making the same2025