Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Strained silicon layer with relaxed underlayer

Strained silicon layer with relaxed underlayer

US Patent 10644111 · Granted May 5, 2020

Estimated economic value: $29,615,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Nanowire transistor fabrication with hardmask layers2025
Staggered vertically spaced integrated circuit line metallization with different2025
Capacitor with dual dielectric layers2025
Dielectric sidewall features for tuning thin film transistor (TFT) parasitics2025
Asynchronous carry-ripple adder with majority or minority gates2025
Subtractively patterned interconnect structures for integrated circuits2025
Punch-through interconnect feature to couple upper electrodes of capacitors of m2025
Conductive contacts wrapped around epitaxial source or drain regions2025
Ripple carry adder with ferroelectric or paraelectric wide-input minority or maj2025
Diode connected non-linear input capacitors based majority gate2025
Non-linear polar material based low power multiplier with transmission-gate base2025