Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › M/A for compiling parallel program having barrier synchronization for programmable hardware

M/A for compiling parallel program having barrier synchronization for programmable hardware

US Patent 10599404 · Granted Mar 24, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Incremental just-in-time (JIT) performance refinement for programmable logic dev2025
Methods and apparatus for profile-guided optimization of integrated circuits2025
Method and apparatus for dynamically simplifying processor instructions2023
Method and apparatus for functional unit balancing at program compile time2023
Methods and apparatus for profile-guided optimization of integrated circuits2023
Memory-size- and bandwidth-efficient method for feeding systolic array matrix mu2022
Toggle rate reduction in high level programming implementations2022
Virtual logistical network overlay for physical logistical network2021
Method and apparatus for implementing configurable streaming networks2021
Method and apparatus for supporting automatic testbench parallelism and serial e2021
Method and apparatus for implementing configurable streaming networks2020
Interface circuitry for parallel computing architecture circuits2019