Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for profile-guided optimization of integrated circuits

Methods and apparatus for profile-guided optimization of integrated circuits

US Patent 12393756 · Granted Aug 19, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Incremental just-in-time (JIT) performance refinement for programmable logic dev2025
Methods and apparatus for profile-guided optimization of integrated circuits2023
Methods and apparatus for profile-guided optimization of integrated circuits2023
Methods and apparatus for using load and store addresses to resolve memory depen2022
Method and apparatus for supporting automatic testbench parallelism and serial e2021
Method and apparatus for supporting automatic testbench parallelism and serial e2021
M/A for compiling parallel program having barrier synchronization for programmab2020
Interface circuitry for parallel computing architecture circuits2019
Global variable optimization for integrated circuit applications2018
Global variable optimization for integrated circuit applications2018
Method and apparatus for satisfying operating conditions in a system design usin2018
Guided memory buffer allocation2017