Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Managed hardware accelerator address translation fault resolution utilizing a credit

Managed hardware accelerator address translation fault resolution utilizing a credit

US Patent 10545816 · Granted Jan 28, 2020

Estimated economic value: $1,679,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

DRAM caching storage class memory2023
Multifunction communication interface supporting memory sharing among data proce2022
Promotion of ERAT cache entries2022
Translation invalidation in a translation cache serving an accelerator2021
Translation invalidation in a translation cache serving an accelerator2021
Managing efficient selection of a particular processor thread for handling an in2021
Integrated circuit and data processing system supporting address aliasing in an 2021
Integrated circuit and data processing system supporting address aliasing in an 2021
Speculative data processing and recovery2021
Speculative checkin of ERAT cache entries2021
Integrated circuit and data processing system supporting attachment of a real ad2020
Integrated circuit and data processing system supporting attachment of a real ad2020