Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional stacked memory optimizations for latency and power

Three-dimensional stacked memory optimizations for latency and power

US Patent 10534545 · Granted Jan 14, 2020

Estimated economic value: $2,827,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multicomponent module design and fabrication2025
Systems and methods for accessing memory devices using virtual memory ranks2025
Modifying radio unit operational parameters2025
Multicomponent module design and fabrication2025
Method and apparatus to perform cyclic redundancy check training in a memory mod2025
Programmable memory controller circuits and methods2025
Distributed unit scheduling for radio unit-based custom traffic insertion2025
Processor chip timing adjustment enhancement2025
Per bank refresh hazard avoidance for large scale memory2025
Custom signal data generation in a radio system2025
Power detection in the time domain data on a periodic basis2025
Signal injection at radio tap points in a time domain2025