Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Differential SG/EG spacer integration with equivalent NFET/PFET spacer widths and dial raised source drain expitaxial silicon and triple-nitride spacer integration enabling high-voltage EG device on FDSOI

Differential SG/EG spacer integration with equivalent NFET/PFET spacer widths and dial raised source drain expitaxial silicon and triple-nitride spacer integration enabling high-voltage EG device on FDSOI

US Patent 10522655 · Granted Dec 31, 2019

Estimated economic value: $50,351,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cladding structure in the back end of line of photonics chips2025
Structure and method of forming spacers on unfaceted raised source/drain regions2025
IC device with vertically-graded silicon germanium region adjacent device channe2025
Structure including hybrid plasmonic waveguide using metal silicide layer2025
Structures for a field-effect transistor that include a spacer structure2025
Photonics chips including a fully-depleted silicon-on-insulator field-effect tra2024
Photonics chips including a fully-depleted silicon-on-insulator field-effect tra2024
Electronic fuses with a silicide layer having multiple thicknesses2024
Transistor integration on a silicon-on-insulator substrate2024
Bipolar transistor structures with base having varying horizontal width and meth2024
Structure and method for random code generation2024
Structure and method for random code generation2024