{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Methods for doping a sub-fin region of a semiconductor structure by backside reveal and associated devices", "item": "https://www.patentleaderboard.com/patent/10497781"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for doping a sub-fin region of a semiconductor structure by backside reveal and associated devices

Methods for doping a sub-fin region of a semiconductor structure by backside reveal and associated devices

US Patent 10497781 · Granted Dec 3, 2019

Estimated economic value: $19,496,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Double-sided integrated circuit transistor structures with depopulated bottom ch2025
Gate-all-around integrated circuit structures having necked feature2025
Integrated circuit structures having differentiated channel sizing2025
Integrated circuit structures having ultra-high conductivity global routing2025
Fin shaping and integrated circuit structures resulting therefrom2025
Source/drain regions in integrated circuit structures2025
Device, method and system to provide a stressed channel of a transistor2025
Device, method and system to provide a stressed channel of a transistor2025
Gate-all-around integrated circuit structures having high mobility2025
Gate-all-around integrated circuit structures having high mobility2025
3D 1T1C stacked dram structure and method to fabricate2025
Substrate-free integrated circuit structures2025