Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip-to-chip and chip-to-substrate interconnections in multi-chip semiconductor devices

Chip-to-chip and chip-to-substrate interconnections in multi-chip semiconductor devices

US Patent 10438894 · Granted Oct 8, 2019

Estimated economic value: $23,319,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Resist patterned redistribution wiring on copper polyimide via layer2025
Resist patterned redistribution wiring on copper polyimide via layer2025
Stacked semiconductor devices with topside and backside interconnect wiring2025
Dual redistribution layer structure2025
TSV and backside power distribution structure2025
Edge couplers with a fine-alignment mechanism2025
Infrared debond damage mitigation by copper fill pattern2025
Infrared debond damage mitigation by copper fill pattern2025
Sintering a nanoparticle paste for semiconductor chip join2025
Waveguide cores with a dual-trapezoidal shape2024
Substrate thinning for a backside power distribution network2024
Semiconductor device with early buried power rail (BPR) and backside power distr2024