Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating an integrated circuit with a pattern density-outlier-treatment for optimized pattern density uniformity

Method of fabricating an integrated circuit with a pattern density-outlier-treatment for optimized pattern density uniformity

US Patent 10431423 · Granted Oct 1, 2019

Estimated economic value: $12,777,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Lithography method with reduced impacts of mask defects2025
Semiconductor fabrication apparatus and method of using the same2025
Semiconductor device and manufacturing method of semiconductor device2025
Magnetic device and magnetic random access memory2025
Memory device2025
MRAM stacks, MRAM devices and methods of forming the same2025
Magnetic tunneling junction with synthetic free layer for SOT-MRAM2025
SOT-MRAM with shared selector2025
Methods of writing and forming memory device2025
Semiconductor device and method for forming the same2025
Display device and driving method thereof2025
Memory device, semiconductor device, and method of fabricating semiconductor dev2025