Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Floating gate spacer for controlling a source region formation in a memory cell

Floating gate spacer for controlling a source region formation in a memory cell

US Patent 10424589 · Granted Sep 24, 2019

Estimated economic value: $52,096,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of using water-soluble inorganic compounds for implants2021
Memory cell with a flat-topped floating gate structure2020
Memory cell with a flat-topped floating gate structure2020
Non-volatile flash memory cell2020
Memory cell with oxide cap and spacer layer for protecting a floating gate from 2020
Memory cell with oxide cap and spacer layer for protecting a floating gate from 2020
Flash memory cell with dual erase modes for increased cell endurance2019
Memory cell with asymmetric word line and erase gate for decoupled program erase2019
Memory cell with asymmetric word line and erase gate for decoupled program erase2019
Methods of using water-soluble inorganic compounds for implants2018
Method of forming a polysilicon sidewall oxide region in a memory cell2018
Method of forming a polysilicon sidewall oxide region in a memory cell2018