Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory cell with asymmetric word line and erase gate for decoupled program erase performance

Memory cell with asymmetric word line and erase gate for decoupled program erase performance

US Patent 10347728 · Granted Jul 9, 2019

Estimated economic value: $38,831,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Temperature sensor integrated in a transistor array2025
Methods of using water-soluble inorganic compounds for implants2021
Flash memory cell adapted for low voltage and/or non-volatile performance2020
Split-gate flash memory cell with improved read performance2020
Memory cell with a flat-topped floating gate structure2020
Memory cell with a flat-topped floating gate structure2020
Memory cell with a flat-topped floating gate structure2020
Non-volatile flash memory cell2020
Non-volatile flash memory cell2020
Memory cell with oxide cap and spacer layer for protecting a floating gate from 2020
Memory cell with oxide cap and spacer layer for protecting a floating gate from 2020
Flash memory cell with dual erase modes for increased cell endurance2019