Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flash memory cell with dual erase modes for increased cell endurance

Flash memory cell with dual erase modes for increased cell endurance

US Patent 10482975 · Granted Nov 19, 2019

Estimated economic value: $139,118,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of using water-soluble inorganic compounds for implants2021
Memory cell with a flat-topped floating gate structure2020
Memory cell with oxide cap and spacer layer for protecting a floating gate from 2020
Floating gate spacer for controlling a source region formation in a memory cell2019
Memory cell with asymmetric word line and erase gate for decoupled program erase2019
Methods of using water-soluble inorganic compounds for implants2018
Resistive memory cell with sloped bottom electrode2018
Resistive memory cell having a reduced conductive path area2018
Resistive memory cell having a single bottom electrode and two top electrodes2018
Methods of using water-soluble inorganic compounds for implants2017
Resistive memory cell with bottom electrode having a sloped side wall2016
Resistive memory cell having a reduced conductive path area2016