Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a polysilicon sidewall oxide region in a memory cell

Method of forming a polysilicon sidewall oxide region in a memory cell

US Patent 10050131 · Granted Aug 14, 2018

Estimated economic value: $33,498,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single path memory sense amplifier circuit2020
Merged write driver based on local source line MRAM architecture2020
Memory cell with a flat-topped floating gate structure2020
Non-volatile flash memory cell2020
Memory cell with oxide cap and spacer layer for protecting a floating gate from 2020
Floating gate spacer for controlling a source region formation in a memory cell2019
Floating gate spacer for controlling a source region formation in a memory cell2019
Memory cell with asymmetric word line and erase gate for decoupled program erase2019
Memory cell retention enhancement through erase state modification2017
STT-MRAM bitcell for embedded flash applications2017
EEPROM memory cell with low voltage read path and high voltage erase/write path2016
EEPROM memory cell with low voltage read path and high voltage erase/write path2016