Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware managed power collapse and clock wake-up for memory management units and distributed virtual memory networks

Hardware managed power collapse and clock wake-up for memory management units and distributed virtual memory networks

US Patent 10386904 · Granted Aug 20, 2019

Estimated economic value: $20,844,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Command-differentiated storage of internally and externally sourced data2025
Providing content-aware cache replacement and insertion policies in processor-ba2024
Allocation of data sub-tensors onto hardware sub-arrays2024
Interconnections for modular die designs2024
On-die voltage-frequency security monitor2024
Adaptive clock duty-cycle controller2023
Access control system and method for isolating mutually distrusting security dom2023
Data write from pre-programmed register2023
DRAM with command-differentiated storage of internally and externally sourced da2023
Space and time cache coherency2023
System for providing a low latency and fast switched cascaded dual phased lock l2023
Data re-encoding for energy-efficient data transfer in a computing device2023