Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital logic circuit for deterring race violations at an array test control boundary using an inverted array clock signal feature

Digital logic circuit for deterring race violations at an array test control boundary using an inverted array clock signal feature

US Patent 10367481 · Granted Jul 30, 2019

Estimated economic value: $4,347,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

True complement dynamic circuit and method for combining binary data2024
True complement dynamic circuit and method for combining binary data2024
Logic built-in self-test of an electronic circuit2023
Erasing a partition of an SRAM array with hardware support2023
Qubit tuning by magnetic fields in superconductors2022
Digital logic circuit for deterring race violations at an array test control bou2021
Digital logic circuit for deterring race violations at an array test control bou2021
Digital logic circuit for deterring race violations at an array test control bou2021
Digital logic circuit for deterring race violations at an array test control bou2021
Analysis and modification of circuit designs2021
RAM memory with pre-charging circuitry coupled to global bit-lines and method fo2021
RAM memory with pre-charging circuitry coupled to global bit-lines and method fo2021