Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-default instruction handling within transaction

Non-default instruction handling within transaction

US Patent 10310855 · Granted Jun 4, 2019

Estimated economic value: $2,774,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Selecting an HSM for association to a secure guest2025
Vector test decimal instruction for validity testing2025
Deferred reclaiming of secure guest resources2025
Controlling storage accesses for merge operations2025
Attestation of a secure guest2025
Extending secure guest metadata to bind the secure guest to a hardware security 2025
Flexible, scalable graph-processing accelerator2025
Decimal floating-point instruction in a round-for-reround mode2025
Logical clock connection in an integrated circuit design2025
Error protection analysis of an integrated circuit2025
Secure guest image and metadata update2024
Query and update of processor boost information2024