Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallelizing timing-based operations for circuit designs

Parallelizing timing-based operations for circuit designs

US Patent 10303833 · Granted May 28, 2019

Estimated economic value: $41,882,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware acceleration of machine learning designs2025
Instruction set architecture for data processing array control2025
Scalable acceleration of reentrant compute operations2024
Software defined neural network layer pipelining2024
Software defined neural network layer pipelining2024
Reconfigurable neural engine with extensible instruction set architecture2024
Static block scheduling in massively parallel software defined hardware systems2024
Static block scheduling in massively parallel software defined hardware systems2024
Synthesis flow for data processing engine array applications relying on hardware2023
Compaction of multiplier and adder circuits2023
Data flow graph refinement using range set information for improved synthesis2023
Machine learning runtime library for neural network acceleration2023