Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Packaged integrated circuit device and methods

Packaged integrated circuit device and methods

US Patent 10249557 · Granted Apr 2, 2019

Estimated economic value: $21,414,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device having galvanic isolation and method therefor2025
Radio frequency packages containing multilevel power substrates and associated f2024
Tie bar removal for semiconductor device packaging2024
Semiconductor device package having galvanic isolation and method therefor2022
Semiconductor device package having galvanic isolation and method therefor2022
Tie bar removal for semiconductor device packaging2022
Packaged integrated circuit having stacked die and method for making2021
Hybrid lead frame for semiconductor die package with improved creepage distance2020
Packaged integrated circuit having stacked die and method for therefor2020
Lead reduction for improved creepage distance2020
Packaged integrated circuit having stacked die and method for therefor2019
Packaged integrated circuit having stacked die and method for therefor2019