Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Packaged integrated circuit having stacked die and method for making

Packaged integrated circuit having stacked die and method for making

US Patent 11164826 · Granted Nov 2, 2021

Estimated economic value: $34,877,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device having galvanic isolation and method therefor2025
Semiconductor device having galvanic isolation and method therefor2025
Power module with segmented output driver2024
Radio frequency packages containing multilevel power substrates and associated f2024
Tie bar removal for semiconductor device packaging2024
Semiconductor device package having galvanic isolation and method therefor2022
Semiconductor device package having galvanic isolation and method therefor2022
Semiconductor device package having galvanic isolation and method therefor2022
Semiconductor device package having galvanic isolation and method therefor2022
Tie bar removal for semiconductor device packaging2022
Systems and devices with common mode noise suppression structures and methods2021
Hybrid lead frame for semiconductor die package with improved creepage distance2020