Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods providing a low-power mode for serial links

Systems and methods providing a low-power mode for serial links

US Patent 10218391 · Granted Feb 26, 2019

Estimated economic value: $8,408,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Orthogonal impedance tuning and feed forward equalization for segmented multiple2025
Single cycle request arbiter2025
Selective mesh routing through non-adjacent nodes2025
Dual duty cycle correction loop for a serializer/deserializer (SerDes) transmitt2023
Method of configuring a storage system2022
Shelving system2021
T-coil enhanced ESD protection with passive equalization2021
Clock data recovery broadcast for multi-lane SerDes2019
Clock data recovery broadcast for multi-lane SerDes2019
Apparatus and method for clock signal frequency division using self-resetting, l2019
Apparatus and method for centering clock signal in cumulative data eye of parall2018
Aligning FIFO pointers in a data communications lane of a serial link2017