Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Aligning FIFO pointers in a data communications lane of a serial link

Aligning FIFO pointers in a data communications lane of a serial link

US Patent 9600232 · Granted Mar 21, 2017

Estimated economic value: $2,195,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Orthogonal impedance tuning and feed forward equalization for segmented multiple2025
Dual duty cycle correction loop for a serializer/deserializer (SerDes) transmitt2023
T-coil enhanced ESD protection with passive equalization2021
Linear feedback shift register-based clock signal generator, time domain-interle2019
Clock data recovery broadcast for multi-lane SerDes2019
Systems and methods providing a low-power mode for serial links2019
Three-dimensional inter-chip contact through vertical displacement MEMS2016
Three-dimensional chip stack for self-powered integrated circuit2016
Decision feedback equalizer (‘DFE’) with a plurality of independently-controlled2015
Three-dimensional inter-chip contact through vertical displacement MEMS2015
Adaptable receiver detection2015
Adaptable receiver detection2015