| 10396769 |
Apparatus and method for clock signal frequency division using self-resetting, low power, linear feedback shift register (LFSR) |
Mangal Prasad, Xiaobin Yuan, Anirban Banerjee |
2019-08-27 |
| 10218391 |
Systems and methods providing a low-power mode for serial links |
Robert M. Bunce, Carrie E. Cox |
2019-02-26 |
| 8405419 |
Digital test system and method for value based data |
Eugene Atwood, Thomas J. Bardsley, Michael Won |
2013-03-26 |
| 7680179 |
Data communication system with self-test feature |
Jon Garlett, Michael A. Sorna |
2010-03-16 |
| 7512201 |
Multi-channel synchronization architecture |
William R. Kelly |
2009-03-31 |
| 7321617 |
Data communication system with self-test feature |
Jon Garlett, Michael A. Sorna |
2008-01-22 |
| 6661267 |
Coarse calibration circuit using variable step sizes to reduce jitter and a dynamic course calibration (DCC) circuit for a 2 GHz VCO |
Norman Hugo Walker, Allan L. Mullgrav, Jr., Michael A. Sorna |
2003-12-09 |
