Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High resolution and low power interpolator for delay chain

High resolution and low power interpolator for delay chain

US Patent 10200046 · Granted Feb 5, 2019

Estimated economic value: $24,217,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Offset calibration method and apparatus for high bandwidth memory 3 (HBM3)2025
System and a method for aligning a programmable clock or strobe2025
Fabric die to fabric die interconnect for modularized integrated circuit devices2025
Device, method and system to determine calibration information with a shared rin2025
Micro through-silicon via for transistor density scaling2024
Micro through-silicon via for transistor density scaling2024
Fabric die to fabric die interconnect for modularized integrated circuit devices2024
Fabric die to fabric die interconnect for modularized integrated circuit devices2023
Micro through-silicon via for transistor density scaling2023
Clocking system and a method of clock synchronization2023
Stacked through-silicon vias for multi-device packages2022
Micro through-silicon via for transistor density scaling2022