Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method for fabricating semiconductor package having a multi-layer molded conductive substrate and structure

US Patent 10177117 · Granted Jan 8, 2019

Estimated economic value: $7,550,000

Assignee

Inventors

View full patent text on Google Patents →