Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a high quality interfacial layer for a semiconductor device by performing a low temperature ALD process

Method of forming a high quality interfacial layer for a semiconductor device by performing a low temperature ALD process

US Patent 10109492 · Granted Oct 23, 2018

Estimated economic value: $13,099,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Selective film formation using a self-assembled monolayer2025
Semiconductor manufacturing platform with in-situ electrical bias and methods th2025
Self-assembled monolayers as sacrificial capping layers2024
Semiconductor processing systems with in-situ electrical bias2024
In-situ encapsulation of metal-insulator-metal (MIM) stacks for resistive random2024
Strain retention semiconductor member for channel SiGe layer of pFET2019
Logic and flash field-effect transistors2018
Method for late differential SOI thinning for improved FDSOI performance and HCI2018
Integrated circuits and methods of forming the same with effective dummy gate ca2018
Integrated circuits including a MIMCAP device and methods of forming the same fo2017
Semiconductor structure including capacitors having different capacitor dielectr2016
Method of fabricating a MIM capacitor with minimal voltage coefficient and a dec2016