Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Thermal performance of logic chip in a package-on-package structure

Thermal performance of logic chip in a package-on-package structure

US Patent 10096534 · Granted Oct 9, 2018

Estimated economic value: $123,487,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

IC package design and methodology to compensate for die-substrate CTE mismatch a2022
IC package design and methodology to compensate for die-substrate CTE mismatch a2021
Process for manufacturing a printed circuit board having high density microvias 2019
Semiconductor package structure2018
Semiconductor package structure2018
Buried TSVs used for decaps2017
Stiffening electronic packages by disposing a stiffener ring between substrate c2017
System with a high power chip and a low power chip having low interconnect paras2017
Open solder mask and or dielectric to increase lid or ring thickness and contact2017
System, method, and computer program product for a cavity package-on-package str2017
Convertible car organizer bag2017
Method and system for controlling a semiconductor fabrication process2017