Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System with a high power chip and a low power chip having low interconnect parasitics

System with a high power chip and a low power chip having low interconnect parasitics

US Patent 9728481 · Granted Aug 8, 2017

Estimated economic value: $198,423,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer level integration of passive devices2025
Thermally enhanced chip-on-wafer or wafer-on-wafer bonding2025
Microelectronic package RDL patterns to reduce stress in RDLs across components2025
Interconnecting a plurality of dies having spare input/output circuit2025
High bandwidth die to die interconnect with package area reduction2025
Wafer reconstitution and die-stitching2025
High density interconnection using fanout interposer chiplet2025
Structure and method for sealing a silicon IC2025
Multiple chip module trenched lid and low coefficient of thermal expansion stiff2025
High density 3D interconnect configuration2024
Fluctuation zone state slope protection system that responds to hydrological cha2024
Recessed lid and ring designs and lid local peripheral reinforcement designs2024