Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enhancement mode field-effect transistor with a gate dielectric layer recessed on a composite barrier layer for high static performance

Enhancement mode field-effect transistor with a gate dielectric layer recessed on a composite barrier layer for high static performance

US Patent 10068976 · Granted Sep 4, 2018

Estimated economic value: $8,697,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Two-section head mounted system2025
Rough buffer layer for group III-V devices on silicon2025
Barrier structure configured to increase performance of III-V devices2025
Barrier structure configured to increase performance of III-V devices2025
Barrier structure configured to increase performance of III-V devices2025
3D IC comprising semiconductor substrates with different bandgaps2025
Source/drains in semiconductor devices and methods of forming thereof2025
Cap structure coupled to source to reduce saturation current in HEMT device2025
Manufacturing method of semiconductor device2025
Ring transistor structure2025
Ring transistor structure2025
Manufacturing method of semiconductor device2025