Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › VSS bitcell sleep scheme involving modified bitcell for terminating sleep regions

VSS bitcell sleep scheme involving modified bitcell for terminating sleep regions

US Patent 10043572 · Granted Aug 7, 2018

Estimated economic value: $10,289,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Through silicon via macro with dense layout for placement in an integrated circu2025
Control of dual-voltage memory operation2025
Dynamic setup and hold times adjustment for memories2025
Devices and systems for flying bitline with jumper cell2025
Devices and systems for flying bitline with jumper cell2025
System and method for SEU detection and correction2025
Wrong way read-before write solutions in SRAM2025
Multipurpose wordline underdrive circuits, devices, and systems2025
Arrangement and thermal management of 3D stacked dies2025
ECC optimization2025
SRAM power savings and write assist2024
SRAM power savings and write assist2024