Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Through silicon via macro with dense layout for placement in an integrated circuit floorplan

Through silicon via macro with dense layout for placement in an integrated circuit floorplan

US Patent 12488171 · Granted Dec 2, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Control of dual-voltage memory operation2025
Devices and systems for flying bitline with jumper cell2025
Training method for semiconductor process prediction model, semiconductor proces2025
Wrong way read-before write solutions in SRAM2025
Multipurpose wordline underdrive circuits, devices, and systems2025
SRAM power savings and write assist2024
Dual read port latch array bitcell2024
Dynamic banking and bit separation in memories2024
Split read port latch array bit cell2024
Weak precharge before write dual-rail SRAM write optimization2024
Rapid tag invalidation circuit2024
Methods and apparatus for managing register free lists2024