Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Various stress free sensor packages using wafer level supporting die and air gap technique

Various stress free sensor packages using wafer level supporting die and air gap technique

US Patent 10041847 · Granted Aug 7, 2018

Estimated economic value: $86,470,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer level integration of passive devices2025
Thermally enhanced chip-on-wafer or wafer-on-wafer bonding2025
Microelectronic package RDL patterns to reduce stress in RDLs across components2025
Interconnecting a plurality of dies having spare input/output circuit2025
High bandwidth die to die interconnect with package area reduction2025
Semiconductor components having conductive vias with aligned back side conductor2025
Wafer reconstitution and die-stitching2025
High density interconnection using fanout interposer chiplet2025
Structure and method for sealing a silicon IC2025
Blood pressure monitoring system including a liquid filled sensor2025
Blood pressure monitoring system including a liquid filled sensor2025
Multiple chip module trenched lid and low coefficient of thermal expansion stiff2025