Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Netlogic Microsystems › Nikhil Acharya
NA

Nikhil Acharya — 9 Patents

NMNetlogic Microsystems: 4 patents #43 of 186Top 25%
Apple: 3 patents #7,530 of 18,612Top 45%
INInvensense: 1 patents #258 of 391Top 70%
Mountain View, CA: #2,394 of 11,022 inventorsTop 25%
California: #67,547 of 386,348 inventorsTop 20%
Overall (All Time): #535,341 of 4,157,543Top 15%
9 Patents All Time
Nikhil Acharya has been granted 9 US patents while listed as an inventor at Netlogic Microsystems. The first was granted in 2008 and the most recent in December 2025. Nikhil Acharya ranks #535,341 of 4,157,543 US inventors in our database (top 12.9%). Patent records list Nikhil Acharya in Mountain View, CA, US.

Patents per Year

Patents granted per year, 2008 to 2025Bar chart with a peak of 3 patents in 2008.peak 32008: 3 patents20082013: 1 patents20132019: 1 patents20192024: 1 patents20242025: 3 patents2025

Issued Patents All Time

Showing 1–9 of 9 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
12499815 In-pixel compensation for current droop and in-pixel compensation timing Jeremy Lee, Hasan Akyol, Xianhua Lu, Mahdi Farrokh Baroughi, Haiquan Li +8 more 2025-12-16
12451056 Systems and methods for mitigating micro-LED failures Shengzhe Jiao, Arjunsimha Chaturbhuj, Chaole Chen, Derek K. Shaeffer, Dongjin Kwon +17 more 2025-10-21
12387670 Electronic display timing to mitigate image artifacts or manage sensor coexistence Mahdi Farrokh Baroughi, Ce Zhang, Haitao Li, Hari P. Paudel, Hopil Bae +10 more 2025-08-12
11928984 Intelligent and contextual system for test management Ramesh Panuganty, Swapna Panuganty, Rajesh Ananth Elayavalli, Srikanth Ryali 2024-03-12
10416242 High voltage circuitry with drift mitigation Stanley Bo-Ting Wang, Pruthvi A. Chaudhari 2019-09-17
8433018 Methods and apparatus for frequency synthesis with feedback interpolation Stefanos Sidiropoulos, Marc Loinaz, R. Sekhar Narayanaswami, Dean Liu 2013-04-30
7436229 Methods and apparatus for minimizing jitter in a clock synthesis circuit that uses feedback interpolation Stefanos Sidiropoulos, Marc Loinaz, R. Shekhar Narayanaswami, Dean Liu 2008-10-14 $2,100,000
7432750 Methods and apparatus for frequency synthesis with feedback interpolation Stefanos Sidiropoulos, Marc Loinaz, R. Shekhar Narayanaswami, Dean Liu 2008-10-07 $3,638,000
7323916 Methods and apparatus for generating multiple clocks using feedback interpolation Stefanos Sidiropoulos, Marc Loinaz, R. Shekhar Narayanaswami, Dean Liu 2008-01-29 $1,788,000

Frequent Collaborators

Dean Liu4 shared
Stefanos Sidiropoulos4 shared
Marc Loinaz4 shared
Stanley Bo-Ting Wang4 shared
R. Shekhar Narayanaswami3 shared
Shengzhe Jiao3 shared

Nearby-Ranked Inventors

Scott Luro9
Kunpeng Zhu9
LuLu Chen9
Chun-Ta Liu9
Shoham Levy9
Min Wook Lee9
Aaron D. Kovar9
Pradeepkumar Ashok9
Ok Chae Kim9