{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Monolithic System Technology", "item": "https://www.patentleaderboard.com/company/monolithic-system-technology"}, {"@type": "ListItem", "position": 3, "name": "Jeffrey Lin", "item": "https://www.patentleaderboard.com/inventor/fl:je_ln:lin-97"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
JL

Jeffrey Lin — 3 Patents

MTMonolithic System Technology: 2 patents #6 of 10Top 60%
Lam Research: 1 patents #1,379 of 2,128Top 65%
Danville, CA: #494 of 1,210 inventorsTop 45%
California: #150,760 of 386,348 inventorsTop 40%
Overall (All Time): #1,328,092 of 4,157,543Top 35%
3 Patents All Time
Jeffrey Lin has been granted 3 US patents while listed as an inventor at Monolithic System Technology. The first was granted in 1997 and the most recent in May 2012. Jeffrey Lin ranks #1,328,092 of 4,157,543 US inventors in our database (top 31.9%). Patent records list Jeffrey Lin in Danville, CA, US.

Patents per Year

Patents granted per year, 1997 to 2012Bar chart with a peak of 1 patents in 1997.peak 11997: 1 patents19971998: 1 patents19982012: 1 patents2012

Issued Patents All Time

Showing 1–3 of 3 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
8185242 Dynamic alignment of wafers using compensation values obtained through a series of wafer movements Scott Wong, Andrew D. Bailey, III, Jack Chen, Benjamin W. Mooring, Chung-Ho Huang 2012-05-22 $27,499,000
5805509 Method and structure for generating a boosted word line voltage and back bias voltage for a memory array Wingyu Leung 1998-09-08
5703827 Method and structure for generating a boosted word line voltage and a back bias voltage for a memory array Wingyu Leung 1997-12-30