{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Microsoft", "item": "https://www.patentleaderboard.com/company/microsoft"}, {"@type": "ListItem", "position": 3, "name": "Andras Tantos", "item": "https://www.patentleaderboard.com/inventor/fl:an_ln:tantos-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
AT

Andras Tantos — 18 Patents

Microsoft: 11 patents #3,886 of 40,388Top 10%
Space Exploration Technologies: 7 patents #19 of 144Top 15%
Bellevue, WA: #657 of 6,950 inventorsTop 10%
Washington: #5,373 of 76,902 inventorsTop 7%
Overall (All Time): #245,716 of 4,157,543Top 6%
18 Patents All Time
Andras Tantos has been granted 18 US patents while listed as an inventor at Microsoft. The first was granted in 2011 and the most recent in January 2025. Andras Tantos ranks #245,716 of 4,157,543 US inventors in our database (top 5.9%). Patent records list Andras Tantos in Bellevue, WA, US.

Patents per Year

Patents granted per year, 2011 to 2025Bar chart with a peak of 3 patents in 2016.peak 32011: 1 patents20112012: 1 patents2013: 1 patents20132014: 1 patents2016: 3 patents20162017: 1 patents2019: 1 patents20192020: 2 patents2021: 2 patents20212022: 1 patents2023: 2 patents20232024: 1 patents2025: 1 patents2025

Issued Patents All Time

Showing 1–18 of 18 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
12191865 Phase lock loop (PLL) synchronization David Francois Jacquet, Mostafa Ghazali, Masoud Kahrizi 2025-01-07
12184752 Chip to chip time synchronization David Francois Jacquet, Mario Toma 2024-12-31
11711084 Phase lock loop (PLL) synchronization David Francois Jacquet, Mostafa Ghazali, Masoud Kahrizi 2023-07-25
11677538 Chip to chip time synchronization David Francois Jacquet, Mario Toma 2023-06-13
11329653 Phase lock loop (PLL) synchronization David Francois Jacquet, Mostafa Ghazali, Masoud Kahrizi 2022-05-10
11153067 Chip to chip time synchronization David Francois Jacquet, Mario Toma 2021-10-19
11133806 Phase lock loop (PLL) synchronization David Francois Jacquet, Mostafa Ghazali, Masoud Kahrizi 2021-09-28
10572401 Direct memory access descriptor processing using timestamps Chad B. McBride, Jeffrey Powers Bradford, Steven Wheeler, Christopher Jon Johnson, Boris Bobrov 2020-02-25 $60,478,000
10528494 Direct memory access (“DMA”) descriptor processing using identifiers assigned to descriptors on DMA engines Chad B. McBride, Jeffrey Powers Bradford, Steven Wheeler, Christopher Jon Johnson, Boris Bobrov 2020-01-07 $59,890,000
10514541 Display update time reduction for a near-eye display Rod G. Fleck, Jedd Perry, David D. Bohn 2019-12-24 $81,103,000
9715464 Direct memory access descriptor processing Chad B. McBride, Jeffrey Powers Bradford, Steven Wheeler, Christopher Jon Johnson, Boris Bobrov 2017-07-25 $46,594,000
9455745 Encoding with integrated error-detection 2016-09-27 $73,296,000
9401050 Recalibration of a flexible mixed reality device Elmer S. Cajigas, Paul M. O'Brien 2016-07-26 $72,995,000
9311883 Recalibration of a flexible mixed reality device Elmer S. Cajigas, Paul M. O'Brien 2016-04-12 $45,069,000
8719112 Invocation of accessory-specific user experience Todd L. Carpenter, John H. Chiloyan 2014-05-06 $28,438,000
8504823 Dynamic configuration of connectors for system-level communications Todd L. Carpenter, John H. Chiloyan 2013-08-06 $23,592,000
8195852 Configurable connector for system-level communication Todd L. Carpenter 2012-06-05 $14,199,000
7865629 Configurable connector for system-level communication Todd L. Carpenter 2011-01-04 $27,759,000