{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Encoding with integrated error-detection", "item": "https://www.patentleaderboard.com/patent/9455745"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Encoding with integrated error-detection

Encoding with integrated error-detection

US Patent 9455745 · Granted Sep 27, 2016

Estimated economic value: $73,296,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phase lock loop (PLL) synchronization2025
Chip to chip time synchronization2024
Phase lock loop (PLL) synchronization2023
Chip to chip time synchronization2023
Phase lock loop (PLL) synchronization2022
Chip to chip time synchronization2021
Phase lock loop (PLL) synchronization2021
Direct memory access descriptor processing using timestamps2020
Direct memory access (“DMA”) descriptor processing using identifiers assigned to2020
Display update time reduction for a near-eye display2019
Direct memory access descriptor processing2017
Recalibration of a flexible mixed reality device2016